



Future Trends in Non-Volatile Memory Technology

**Stefan Lai
Vice President, Intel Corporation
Co-Director, California Technology and
Manufacturing
IDF, February 2002**

Agenda

- Scaling trend of ETOX® NOR Flash
- Multi-level and multi-bit technologies
- Internet on a chip technology
- Next generation memory technologies
- Ovonics unified memories for code + data storage
- Summary


Agenda

- Scaling trend of ETOX® NOR Flash
- Multi-level and multi-bit technologies
- Internet on a chip technology
- Next generation memory technologies
- Summary


ETOX® Technology Scaling

- 18 years and 8 Generations of ETOX® to 0.13 μm


1986 / 1.5 μm




1988 / 1.0 μm



1991 / 0.8 μm




1993 / 0.6 μm




1996 / 0.4 μm



1998 / 0.25 μm




2000 / 0.18 μm




Volume Production Year / Technology Generation

0.13 μm ETOX® Flash Memory Cell





Die Size Reduction at 0.13 μm



Intel® Advanced+ Boot Block is the world's first flash memory to ship on 0.13-micron lithography. The smaller size of the 0.13 μm die, shown here in comparison to the 0.18 μm process die, will add increased density, functionality and performance.

ETOX® Technology Innovation

Generation	Innovations
0.25 μm	<ul style="list-style-type: none">• Trench Isolation• Salicide
0.18 μm	<ul style="list-style-type: none">• Self Aligned Poly• Unlanded Contacts• Triple Well• High Performance Transistors• Three Layers of Metal
0.13 μm	<ul style="list-style-type: none">• Channel Erase
90 nm	<ul style="list-style-type: none">• To be determined
65 nm	<ul style="list-style-type: none">• To be determined



Scaling Limit Extrapolation

- Extrapolation of current cell structure showed capability down to the 65 nm node (two more generations)
- New cell structure like 3D cell will be needed at 40 nm node and beyond

Agenda


- Scaling trend of ETOX® NOR Flash
- Multi-level and multi-bit technologies
- Internet on a chip technologies
- Next generation memory technologies
- Summary

Multi-level and Multi-bit Technologies

- To reduce memory cost further, techniques are developed to store more than one bit of information per cell
- Multi-level (Intel StrataFlash® Memory) technology was first developed: over 2 billion Mbits shipped so far
- Multi-bit technologies have been reported recently

Multi-Level Cell & Multi-Bit Concepts

Multi-Level Cell



Flash Cell: 4 Story Office Building

What Level?

Multi-Bit Cell

Which House?.....And Is Anybody Home?


Which House?	Any Body Home? (Pgm or Erase)	
	Yes	No
Left House (Bit)	1	0
Right House (Bit)	1	0



Flash Cell: 2 Residence Street

Which Bit and What's Its State?

Pulling in StrataFlash® Memory Product Schedules



Agenda

- Scaling trend of ETOX® NOR Flash
- Multi-level and multi-bit technologies
- “Internet-on-a-chip” technology
- Next generation memory technologies
- Summary

“Internet-on-a-Chip” Technology

- With the scaling of logic, flash and analog technologies, it is economical to combine all the technologies— without compromising performance or density – onto a single chip using one manufacturing process.
- One can combine the core components of today’s cell phones and handheld computers onto a single chip.
- Chips produced on the new process may be up to five times more powerful than today’s wireless devices.

Intel's Wireless Personal Internet Client Architecture: PCA

- PCA Silicon hardware building blocks meeting the convergence needs of voice + data.
- Building Blocks: Compute, Communications and Memory
 - Silicon Processing: Some common process technology steps, common fabrication facility, separate wafers.



Compute

Intel® XScale™
Microarchitecture

Communications


Intel Baseband chipsets
With
Intel® Micro Signal
Architecture

Memory

Intel® Flash
Memory


Wireless Internet on a Chip

- Intel is able to integrate its leadership logic, flash and analog silicon technologies onto the same silicon, without compromising performance or density, providing leadership “System-on-a-Chip” capabilities.
 - Silicon Processing: Exact same process technology steps, same fabrication facility, same wafers → leadership integrated components.



Advantages of Silicon Integration

Converged Voice + Data Requirements Trend



Flash + Logic + Analog Integration

High Performance with Memory & Compute Integration

Low Power with elimination of external busses

Improved MIPS/ μW \rightarrow Longer Battery Life

Small form factor & improved reliability with fewer components

Agenda


- Scaling trend of ETOX® NOR Flash
- Multi-level and multi-bit technologies
- Internet on a chip technology
- Next generation memory technologies
- Summary

Need for Next-Gen Memories

- Industry searching for future memory technologies for portable devices (cell phones, mobile PCs, etc.)
 - Desired memory attributes: Low cost, low power, non-volatile and easy to integrate
- Today's memory technologies each have limitation(s)
 - DRAM is volatile and difficult to integrate
 - SRAM is high cost and volatile
 - Flash has slower writes and ~1 million write/erase cycles
- Several next-generation memory technologies are being studied, including MRAM, FeRAM, Polymer Memory and Ovonic Unified Memory (OUM)


More New Technologies Than Any Time In History

MRAM




Applied Electric Field Moves Center Atom

FERAM






OUM



ETOX®-4bpc

NROM



Polymer



* Other brands and names are the property of their respective owners


One or two will become mainstream

More New Technologies Than Any Time In History





* Other brands and names are the property of their respective owners


Value of Polymer Memory



What Is Polymer Memory?



- Polymeric Ferroelectric RAM (PFRAM)
 - Polymer chains with a dipole moment
 - Data stored by changing the polarization of the polymer between metal lines
- Zero transistors per bit of storage
- Polymer layers can be stacked
- Memory is NON-Volatile
- Fast read and write speeds
 - Microsecond initial reads
 - Write speed comparable to flash
 - Destructive read




Attributes of Polymer Memory

- Very low cost/bit, high capacity per dollar
 - Simple processing, easy to integrate with other CMOS
 - $4\lambda^2$ cell size is effectively $\frac{1}{2}\lambda^2$ with 8 layers stacked (vs. $3\lambda^2$ for 2 bit/cell NAND)
- Low power consumption
 - No cell standby power or refresh required
- PFRAM low-cost/high capacity fits well in handheld data storage applications


More New Technologies Than Any Time In History

MRAM




*Applied
Electric Field
Moves
Center Atom*


FERAM



OUM





Memory Technologies Comparison



What Is MRAM?


- Operation
 - Cell is 1 MJT + 1 Transistor
 - Electric current switches the magnetic polarity
 - Change in magnetic polarity sensed as resistance change
- Attributes
 - Non-Volatile
 - High Density
 - Non Destructive Read
 - Low Voltage & Low Power
 - Write = Read Speed, < 50 nsec
 - Unlimited R/W Endurance
 - Material compatibility with CMOS a key challenge



What Is FeRAM?


- Operation
 - Selected crystalline materials have bi-stable center atom
 - Data is stored by applying an voltage to polarize the internal dipoles “Up” or “Down”
 - Non-Linear FRAM Read Capacitor
- Attributes
 - Non-Volatile
 - Larger Cell Size
 - “Fast” Random Read Access
 - Fast Write with very low power consumption
 - Destructive read, limited read and write cycles

*Applied Electric Field
Moves Center Atom*




Perovskite Crystal Unit Cell
PZT ($\text{PbO}, \text{ZrO}_2, \text{TiO}_2$) Lead-Zirconate-Titanate

- Tetra/Pentavalent Atom
- Di/Monovalent Metal Atoms
- Oxygen Atoms



What Is OUM?

- Operation
 - Chalcogenide material alloys used in re-writable CDs and DVDs
 - Electrical energy (heat) converts the material between crystalline (conductive) and amorphous (resistive) phases
 - Cell reads by measuring resistance



- Attributes
 - Non-volatile
 - High density
 - Non-destructive read
 - Low voltage and low power
 - $\sim 10^{12}$ write/erase cycles
 - Easy to integrate w/ logic

OUM in 1970


- Chalcogenide memories have been studied for > 30 years

Amorphous semiconductors Part I

Nonvolatile and reprogrammable the read-mostly memory is here

Integrated arrays combine amorphous and crystalline technology
new memories could help realize promise of microprogramming

By R. G. Neale and D. L. Nelson, *Energy Conversion Devices Inc., Troy, Mich.*
Gordon E. Moore, *Intel Corp., Mountain View, Calif.*



Why OUM Now?

- Material technologies have benefited from 30 years of silicon manufacturing learning
 - High purity, thin film material can be prepared routinely
- Significant chalcogenide material improvement has lead to successful CD-RW and DVD-RW products
- New cell physics understanding leading to new cell structure design

Research on OUM

- Intel has demonstrated a 4 Mb test chip on OUM based on 0.18 μm lithography
- The test chip validated the basic memory characteristics to the small geometries
- This test chip will be used for extensive study of cell properties as well as process improvement
- Intel is migrating to 0.13 μm litho generation for further technology development

Technology Comparison

MRAM	FeRAM	OUM
Fastest Read and Write, Unlimited Cycles	Fast Read and Write, 10^{12} cycles	Fast Read and Write, 10^{12} cycles
Non Destructive Read	Destructive Read	Non Destructive Read
Special Process	Special Process	"Bolt on" Process
Larger Cell Size	Larger Cell Size	Smaller Cell Size

Agenda

- Scaling trend of ETOX NOR Flash
- Multi-level and multi-bit technologies
- Internet on a chip technology
- Next generation memory technologies
- Ovonics unified memories for code + data storage
- Summary

Summary

- Current ETOX® NOR Structure Scales to 65 nm node, new innovation will take it further
- Continued scaling enables integration capability for internet on a chip
- Many candidates for next generation non-volatile memory technologies
 - New market and new business opportunities
- OUM shows promise for low cost XIP “code + data” memory solutions